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Abstract—We present forward error correction systems based
on soft-decision low-density parity check (LDPC) codes for appli-
cations in 100–400-Gbps optical transport networks. These sys-
tems are based on the low-complexity “adaptive degeneration”
decoding algorithm, which we introduce in this paper, along with
randomly-structured LDPC codes with block lengths from 30 000
to 60 000 bits and overhead (OH) from 6.7% to 33%. We also
construct a 3600-bit prototype LDPC code with 20% overhead,
and experimentally show that it has no error floor above a bit er-
ror rate (BER) of 10−15 using a field-programmable gate array
(FPGA)-based hardware emulator. The projected net coding gain
at a BER of 10−15 ranges from 9.6 dB at 6.7% OH to 11.2 dB at
33% OH. We also present application-specific integrated circuit
synthesis results for these decoders in 28 nm fully depleted sili-
con on insulator technology, which show that they are capable of
400-Gbps operation with energy consumption of under 3 pJ per
information bit.
Index Terms—Application-specific integrated circuit (ASIC)
synthesis, forward error correction (FEC), low-density
parity-check (LDPC) codes, low power.
I. INTRODUCTION
FORWARD error correction (FEC) is a critical part of mod-ern high-performance communication systems. For opti-
cal communication in particular, there has been a great deal of
development in soft-decision FEC systems since the introduc-
tion of coherent transmission. Because soft-decision FEC can
make use of soft probability information for received symbols,
it can achieve superior error correction performance compared
to hard-decision FEC. This improvement is very appealing for
long-haul optical transport network (OTN) applications, which
place very high demands on FEC performance. Typically pro-
posed requirements for these applications include throughputs
of 100 Gbps or multiples thereof, low power consumption, cod-
ing gain approaching the theoretical limit, and special adapta-
tions for optical channels [1].
Low-density parity-check (LDPC) codes are a popular
choice for such systems, as these codes can readily achieve the
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required coding gain and throughput with current application-
specific integrated circuit (ASIC) fabrication technology.
For example, Onohara et al. [2] proposes an FEC system
for 100 Gbps OTN with a soft-decision LDPC inner code,
concatenated with a hard-decision Reed–Solomon outer code
to suppress the LDPC code’s error floor [3]. An alternative
approach in [4] uses a non-concatenated LDPC code with
post-processing. Another proposed 100 Gbps OTN decoder
in [5] makes use of a convolutional LDPC code concatenated
with a Bose-Chaudhuri-Hocquenghem (BCH) outer code.
Other recent papers have proposed spatially coupled LDPC
(SC-LDPC) codes, which provide even greater coding gain
than conventional block LDPC codes [1], [6].
However, the iterative soft-decision message-passing algo-
rithms used to decode LDPC codes, such as the normalized
min-sum algorithm (NMSA), are very costly in terms of silicon
area and energy consumption, especially when they must meet
the aforementioned performance goals. In [7], it is estimated
that the LDPC decoder from [4] and corresponding encoder re-
spectively consume 15.8% and 6.6% of the total energy in a
100 Gbps DP-16-QAM link over 1100 km of fiber, and 10.1%
and 4.2% of the total energy in a DP-QPSK link over 2400 km.
Thus, the FEC components should be a high priority for energy
reduction efforts.
Many previous LDPC decoder designs have tried to improve
hardware and energy efficiency, often by trading off a small
amount of error correction performance. In particular, decoders
for 10 Gbps Ethernet applications are quite promising for adap-
tation to OTN, since they share the requirements of high through-
put and low error floors. Bit-serial min-sum [8], split-row min-
sum [9], and simplified variable weight min-sum [10] are sim-
plified min-sum variants that achieve very good trade-offs be-
tween error correction capability and efficiency. In addition to
these, there are binary message passing decoders, in which all
messages are single bits. This results in them having much sim-
pler computational units compared to min-sum, but usually at
a larger penalty in bit error rate (BER) performance. Stochastic
[11] and relaxed half-stochastic [12] decoders exchange mes-
sages as probabilistic bit streams. They achieve good BER per-
formance, but require a high number of iterations, which may
be troublesome in latency-sensitive OTN. Gradient descent bit
flipping [13] and noisy gradient descent bit flipping [14] are
recent variants on weighted bit flipping (WBF) decoding that
decode more quickly than previous WBF variants - these could
become candidates for OTN systems as well. Finally, the im-
proved differential binary (IDB) algorithm [15] is another soft
bit-flipping algorithm that decodes using accumulated sums of
binary messages.
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In our earlier conference paper [16], we introduced soft-
decision LDPC FEC systems based on IDB as a decoding
algorithm as a less complex and more energy-efficient alter-
native for 100+ Gbps OTN FEC. In Section II of this follow-up,
we present a revised version of IDB called the adaptive degen-
eration (AD) algorithm. In Section III, we describe the design
of the LDPC codes used in this work, and show that they have
low-complexity encoders. We present implementation results
and performance data for AD decoders in Section IV. We pro-
vide experimental proof that these systems have no error floor
above a BER of 10−15, obtained using an FPGA-based hardware
emulator. We evaluate the error rate performance of the AD al-
gorithm using 30 000- and 60 000-bit blocklength codes with
varying overhead (OH), and present ASIC synthesis results and
power estimations for these decoders using 28 nm fully depleted
silicon on insulator (FD-SOI) fabrication technology. Finally,
we conclude this work in Section V.
II. THE AD DECODING ALGORITHM
After briefly introducing LDPC codes in Section II-A, we will
give an overview of the AD decoding algorithm in Section II-B
after which we will discuss important algorithmic parameters in
Section II-C.
A. Introduction to LDPC Codes
An LDPC code is characterized by a sparse parity check
matrix H with dimensions m× n, where n is the number of
bits in the block and m is the number of parity checks. An
(n, k) LDPC code has k information bits per block. If H is full
rank, k = n−m. A frame x with length n is a valid codeword
iff HxT = 0T . Equivalently, an LDPC code may be represented
by a Tanner graph, where variable nodes (VNs) vi represent the
columns of H, and check nodes (CNs) cj represent the rows.
An edge exists between vi and cj iff Hj,i = 1. The degree of
a node (dv for VNs and dc for CNs) is equal to the number
of edges connecting to it. The set of VNs neighboring CN c is
represented by Vc , and the set of CNs neighboring VN v is Cv .
B. Algorithmic Description
The AD algorithm for decoding LDPC codes is a variant of
the IDB algorithm [15]. It is described in Algorithm 1.
During initialization, the VN memories Mv are set to the
log-likelihood ratios (LLRs) of the received bits, with xv being
the transmitted bits and yv what is received from the channel.
The iteration count index i is set to 0. Each Mv (and LLR)
is quantized using q bits. The vector u stores the number of
unsatisfied parity check equations for the current iteration (u0)
and the previous  iterations (u1 through u). These are all
initialized to m + 1, which is equal to one greater than the
number of parity checks in the LDPC code.
In lines 12–15, the VN-to-CN messages bv→c and hard-
decision bits hv are computed. These are both equal to the
sign bit of Mv . Note that only one message is generated per
VN, and that this same message is sent to all neighboring CNs.
Lines 16–21 describe the computations performed in the CNs.
These are the parities p and CN-to-VN messages bc→v . The ⊕
symbol indicates modulo-2 addition.
Next, in lines 22–26, the elements of u are shifted one place to
the left (u ← u−1 , u−1 ← u−2 , and so on). The new number
of unsatisfied parity checks is computed and stored in u0 . If
u0 = 0, then decoding has converged on a valid codeword. The
algorithm stops immediately and outputs the hard-decision bit
vector h.
Lines 27–32 determine the value of the degeneration factor δ.
The first condition on line 27 determines if decoding has made
progress (in terms of reducing the number of unsatisfied parity
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checks) within the last  iterations. The second determines if
the number of unsatisfied parity checks is below a threshold Tu ,
which is a free parameter. The third determines if there are at
least  more iterations before the maximum iteration limit im is
reached. If all three conditions are met, then a high magnitude
degeneration factor γ1 is used. In addition, all elements of u are
reset to m + 1, which ensures that γ1 cannot be used again in
the following  iterations. If the conditions are unmet, then a
small magnitude degeneration factor γ0 is applied instead. The
possible values of δ, γ0 and γ1 , are free parameters as well. They
are positive numbers with γ1 > γ0 .
In lines 33–36, the VN memories Mv are updated. For each
VN, all incoming messages bc→v are added, with each ‘0’ mes-
sage assigned a value of +1 and each ‘1’ assigned a value of
−1. This sum is scaled by a factor s that allows the weight of
incoming messages to be adjusted for improved performance (s
is analogous to the scaling factor α in the NMSA). Finally, the
degeneration factor δ is added or subtracted depending on the
sign of Mv .
At this point, the iteration count index i is incremented, and
if it is equal to the maximum number of iterations im , failure
is declared and decoding stops. If not, then the next iteration
begins.
C. Error Floor Performance of the AD Algorithm
The differences between AD and IDB are that AD uses dif-
ferent values for δ depending on the decoding state, and does
not use the IDB relaunching technique. Relaunching (in which
the decoder restarts and uses different parameters or applies per-
turbations to the initial LLRs) is not practical for use in OTN
applications because it requires too many decoding iterations.
The motivation for varying δ is to improve decoding perfor-
mance in the error floor region. LDPC codes are known to ex-
hibit error floors, where the slope of the BER curve diminishes
significantly below a certain BER. Error floors are primarily
caused by trapping sets, which are defined as subgraphs of the
Tanner graph of an LDPC code containing a small number of
incorrect symbols that reinforce one another through wrongly
satisfied parity checks [3], [17].
Since OTN applications require very low BERs (i.e., BER <
10−15), these error floors cause a significant loss in coding gain.
Many previously proposed LDPC-based FEC systems include
measures to mitigate or suppress the error floor, such as using
a concatenated outer code (as in [2] and [5]), or modifying the
decoding algorithm to avoid or break out of trapping sets (as in
[4], [18], and [10]).
In the IDB and AD algorithms, degeneration can correct trap-
ping sets by changing the signs of erroneous VNs, even if a
majority of inputs agree with their current values. Specifically,
degeneration will cause the magnitude of Mv to decrease and
eventually change sign if
cws − cu < δ
s
, (1)
where cws and cu are respectively the number of wrongly satis-
fied and unsatisfied CNs connected to the VN. However, degen-
eration can also wrongly cause correct VNs to change sign, as it
is impossible to distinguish between a correctly satisfied parity
check and a wrongly satisfied one. If δ is constant, as in IDB,
then δ ≤ s (if dv is odd) or δ ≤ 2s (if dv is even) is required to
achieve good decoding performance, because otherwise degen-
eration will overpower legitimate majority inputs and propagate
errors throughout the graph [15]. Hence, IDB can only correct
trapping sets where participating VNs have cws = cu . If δ is
variable, as in AD, then it becomes possible to have a small
δ during normal decoding, and then use a larger δ when the
decoder detects the presence of a trapping set. Using this tech-
nique, the AD algorithm can correct trapping sets in which all
VNs have cws > cu . More specifically, a VN in a trapping set
satisfying the condition
cws − cu ≤ γ0
s
(2)
will eventually change sign due to degeneration, because the
average value of δ is greater than γ0 . However, it is not guar-
anteed that all such trapping sets are correctable, because they
may collapse to a smaller trapping set in which none of the par-
ticipating VNs satisfy Equation 2. Furthermore, the possibility
remains for large values of δ to cause correct VNs to wrongly
change sign.
Thus, while large values of δ can be useful for correcting trap-
ping sets, a balance is needed to prevent introducing additional
errors. To achieve this balance, we set three separate conditions
that must all be met in order to use a large δ, which are shown in
line 24 of Algorithm 1. The first condition, u0 = max(u), indi-
cates that decoding has not made any progress (as measured by
the number of unsatisfied parity check equations) within the last
 iterations. The second, u0 < Tu , places a maximum thresh-
old Tu on the number of unsatisfied checks. This is necessary
because a large number of unsatisfied checks implies the exis-
tence of many erroneous bits and low-magnitude values of Mv .
Using a large degeneration factor under these conditions can
flip hundreds of correct bits and cause an unrecoverable error.
Finally, the third condition, i < im − , prevents γ1 from being
used in the final  iterations. Similarly to the previous condi-
tion, a large degeneration factor can cause many correct but
low-magnitude Mv s to change sign. If this occurs near the end
of decoding, they will not have time to recover, and the frame
will have more bit errors as a result. We note that satisfaction
of these conditions does not prove that the decoder is stuck in a
trapping set - only that decoding has not progressed for the last
 iterations.
Determining the value of δ for a given iteration requires ac-
tively monitoring the number of unsatisfied parity check equa-
tions, which requires an m-input 1-bit addition. This is a sig-
nificant source of additional circuitry and critical path delay
as compared to the IDB algorithm. It is possible to avoid this
by controlling δ using passive techniques, such as applying
γ1 only at certain values of i, but simulations of this variation
determined that long “recovery periods” between successive ap-
plications of γ1 are necessary to avoid causing unrecoverable
errors. As a result, 2 to 3 times as many iterations are necessary
to achieve the same level of BER performance compared to the
active method, which makes it difficult to meet the latency and
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TABLE I
ENCODING COMPLEXITY
LDPC code Complexity (2-input XORs) Area (mm2 )
(30 000, 26 786) 3.74 · 105 0.326
(30 000, 25 000) 3.86 · 105 0.336
(60 000, 56 235) 5.57 · 105 0.485
(60 000, 53 570) 5.75 · 105 0.500
(60 000, 50 000) 5.99 · 105 0.521
(60 000, 48 000) 6.12 · 105 0.533
(60 000, 45 000) 6.33 · 105 0.551
throughput requirements of OTN applications. Our simulations
and ASIC synthesis results (see Section IV) determined that the
active method is necessary to achieve throughputs greater than
100 Gbps, and that the m-input 1-bit adder this necessitates is
not a critical problem.
III. CODE DESIGN
While the IDB algorithm, and by extension the AD algorithm,
require LDPC codes with dv ≥ 6 to decode effectively [15], the
low circuit and wiring complexity makes it practical to imple-
ment fully parallel decoders using LDPC codes with long block
lengths and irregular structures. Since (constrained) randomly
structured codes are known to approach capacity at long block
lengths [19], we selected these for implementation, and found
that they perform very well under AD decoding.
We implement several LDPC codes to investigate the per-
formance of the AD algorithm over a range of block lengths
and code rates. The first two are 30 000-bit block length
codes with 12% and 20% OH, which correspond to (30 000,
26 786) and (30 000, 25 000) respectively in (n, k) notation.
The other codes have 60 000-bit block lengths and OHs of
6.7%, 12%, 20%, 25%, and 33.3%, respectively correspond-
ing to (60 000, 56 235), (60 000, 53 570), (60 000, 50 000),
(60 000, 48 000) and (60 000, 45 000). Finally, we also have con-
structed a (3600, 3000) prototype code for use in FPGA decoder
implementations.
All of our codes have column weight and VN degree dv ≈ 6,
and are randomly constructed with certain constraints in place to
improve code quality, such as avoiding length-4 cycles [20]. To
permit efficient encoding using the Richardson–Urbanke (RU)
encoding algorithm [21], these codes are generated in approxi-
mate upper-triangular form with the gap size g = 600. This gap
size was chosen to minimize the appearance of trapping sets in
the codes. Trapping set searches on these codes using a heuristic
algorithm found nothing, suggesting that these codes have very
good error floor performance [22]. Since it is impossible for a
regular code with even dv to be full rank, each code was gener-
ated with dv = 6 and 1 redundant row, which was then deleted.
As a result, all codes are full rank but slightly irregular, with a
small number of VNs having dv = 5. The reason we do this is
that the RU algorithm requires the parity-check matrix to be full
rank. Adaptation to matrices with redundant rows is possible,
but requires non-trivial modifications.
Table I shows encoding complexity measured in terms of the
number of 2-input binary XOR operations required to encode
a block for the LDPC codes used in this work, as well as the
estimated area of the encoder in 28 nm FD-SOI. Compared to
encoding with the G matrix, RU encoding reduces complex-
ity by factors of about 100 to 500. In [7], it is estimated that
G matrix encoding of a (24 576, 20 482) LDPC code con-
sumes 36 pJ per information bit with an ASIC encoder imple-
mented in 40 nm complementary metal-oxide-semiconductor
(CMOS), which accounts for 4.2–6.6% of the total link energy
in a 100 Gbps coherent optical fiber system. From this result,
we can conclude that encoding for our codes will consume an
insignificant amount of energy.
However, these encoders require a relatively large area com-
pared to encoders for certain types of structured codes. Special-
ized code constructions, such as irregular repeat-accumulate
(IRA) and extended IRA codes [23] have very simple encoders,
but these are unsuitable for use with the AD algorithm because
they have a large number of degree-2 VNs. Quasi-cyclic (QC)
codes, which are one of the most commonly used classes of
LDPC code, have serial and partially-parallel encoders with
highly compact circuit implementations [24]. However, these
encoders require a large number of combinational operations,
which leads to high energy consumption in spite of their low
area. QC-LDPC codes with long block lengths, such as those
proposed for use in OTN applications, require on the order of
millions to tens of millions of 2-input XOR operations using
the two-stage method described in [24]. In comparison, the RU
encoders listed in Table I have fewer total operations, but they
must all be implemented in parallel.
In this work, we investigate only randomly structured LDPC
codes, since they are easily constructed, have good error correc-
tion performance, appear to lack harmful trapping sets, and have
energy-efficient (if not necessarily area-efficient) encoders.
IV. IMPLEMENTATION RESULTS
We have implemented AD decoders for the seven aforemen-
tioned LDPC codes with 30 000-bit and 60 000-bit blocklengths
in software to characterize their error correction performance.
We have also implemented decoders for the (3600, 3000) pro-
totype code in software and on an FPGA, which we use to
measure the BER performance of this code to below 10−15, and
thus prove that it has no error floor above this level. Finally, we
present ASIC synthesis results using 28-nm FD-SOI fabrication
technology and standard cells from STMicroelectronics, use
these to estimate the silicon area, throughput, and power con-
sumption of our decoders, and compare our results with those
from previous works.
A. Parameter Selection
While the AD algorithm has many parameters that must be
set for implementation, some are tightly constrained by practical
considerations, while the rest can be determined empirically. To
begin, we set the number of quantization bits for input LLRs
and Mv to q = 5, as any lower value results in seriously de-
graded performance. Using a conventional fixed-point number
format with 1 sign bit, 3 integer bits, and 1 fractional bit, the
smallest representable positive number is 0.5, which is thus
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Fig. 1. BER performance of 30 K and 60 K-bit blocklength codes with AD
decoding, measured using Monte Carlo simulations in software (solid lines) and
linear projections (dashed lines).
the optimal value of γ0 [15]. This constrains the value of s to
0.25 ≤ s ≤ 0.5. Based on Equation 2, s should be as small as
possible to achieve the best error floor performance, so we set
s = 0.25. The maximum number of iterations im is determined
by the desired throughput and latency. To achieve 400 Gbps
in ASIC implementations with a reasonable clock frequency,
im = 49 is chosen (with one extra iteration reserved for loading
and unloading the decoder). The values of γ1 and  were opti-
mized via a brute-force search, with γ1 =  = 3 determined to
be optimal or negligibly different from optimal for all codes. Fi-
nally, the threshold Tu was determined by removing it, running
simulations, and observing the values of u0 when unrecover-
able mass sign flips of Mv occurred. These were observed to
occur only when u0 > 200 during extensive simulations. This
is many times greater than the expected values of u0 produced
by small trapping sets, so we can set Tu = 64 to provide a mar-
gin of safety. Every implemented decoder, including the FPGA
prototype, uses these same parameter values.
B. Error Rate Performance
Fig. 1 shows plots of BER performance for each of the 30 000-
and 60 000-bit blocklength decoders, while Fig. 2 plots the BER
and frame error rate (FER) performance of the (3600, 3000) pro-
totype code. All plots assume binary phase-shift keying modu-
lation and additive white Gaussian noise.
The software results were obtained using multi-threaded C
programs, with which it is feasible to simulate at BERs of
roughly 10−9 in a reasonable amount of time. At least 20 frame
errors were recorded for the lowest data points, with more errors
(generally 100) collected for higher data points. However, it is
not computationally feasible to perform software simulations
down to the OTN application target BER of 10−15. It is also
not possible to implement these codes on currently available
FPGAs, both because of their long blocklengths, and because
they do not have any regular structure that can be exploited to
Fig. 2. Error rate performance of the (3600, 3000) prototype code in software
and FPGA.
produce area-efficient partially parallel implementations, as can
be done with quasi-cyclic codes such as in [4] and [18].
Thus, to obtain experimental results for AD decoding at low
BERs, we constructed a (3600, 3000) prototype code using the
same method and column weight as the longer codes. We then
implemented an AD decoder for this code on a Xilinx Virtex-7
XC7VX690T FPGA [25]. The FER and BER of this system are
plotted in Fig. 2. The FPGA system includes XORshift random
number generators [26] to generate the input LLRs on-chip.
The uniform random numbers produced by these generators are
mapped to one of the 32 possible LLRs (given q = 5) using a
binary decision tree. The system also includes a logger module
that keeps track of the number of completed blocks, block errors,
bit errors, and various other information. At high SNR, this
system achieves an information throughput of 34 Gbps. Even at
this rate, we observed only 5 frame errors for the lowest data
point in Fig. 2 after 30 days of operation, and 3 of those were
correctable with more decoding iterations. Despite the small
sample size for that data point, these results prove through direct
emulation that there is no error floor above a BER of 10−15 for
this decoder.
To estimate the net coding gain (NCG) of the larger codes
at a BER of 10−15, we plot linear projections of the lowest two
data points, which are shown as dashed lines in Fig. 1. This
requires assuming that none of our codes will have an error
floor above 10−15. However, we believe that this assumption
is well justified. As mentioned in Section III, we performed
trapping set searches on our codes using importance sampling
techniques [22], but these found no failure cases. This technique
was successful in finding trapping sets in codes constructed with
smaller values of g, however. Furthermore, this technique was
also used in [4] to discover the dominant trapping sets of a (24
576, 20 482) LDPC code and accurately predict its error floor
performance. Thus, the fact that our searches found no trapping
sets is evidence of absence of trapping sets that could produce
an impact at BERs above 10−15.
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TABLE II
ASIC SYNTHESIS RESULTS AND DECODER PERFORMANCE SUMMARY
(30 000, 26 786) (30 000, 25 000) (60 000, 56 235) (60 000, 53 570) (60 000, 50 000) (60 000, 48 000) (60 000, 45 000)
Area (mm2 ) 4.54 4.53 9.04 9.09 9.25 9.49 9.62
Area (core only) (mm2 ) 3.73 3.71 7.41 7.46 7.62 7.87 8.00
Clock frequency (MHz) 373 400 356 373 400 417 444
Max. iterations 49 49 49 49 49 49 49
Info. throughput (Gbps) 200 200 400 400 400 400 400
Latency (ns) 134 125 141 134 125 120 113
Coding OH (%) 12 20 6.7 12 20 25 33.3
Estimated NCG @ BER = 10−15 (dB) 10.1 10.55 9.6 10.25 10.75 10.95 11.2
Gap to capacity (dB) 1.9 2.1 1.5 1.7 1.9 2.0 2.2
Power (mW) 369 418 688 760 941 974 1134
Power (core only) (mW) 301 346 558 624 759 824 975
Energy (pJ/info. bit) 1.85 2.09 1.72 1.90 2.35 2.44 2.85
Energy (core only) (pJ/info. bit) 1.50 1.73 1.40 1.56 1.90 2.06 2.44
Fig. 3. Top level block diagram of the decoder circuit implementations show-
ing the major components. Labels in italics correspond to variable names in
Algorithm 1.
The BER performance of the FPGA prototype, as plotted in
Fig. 2, provides further evidence. These results prove that there
is no error floor above 10−15 for the prototype code. We can
infer that this applies to the longer codes as well, since they
were constructed using the same algorithm and same column
weight. While some of the longer codes have lower OH than
the prototype code, they have lower density due to their much
longer blocklengths. We can therefore expect a lower incidence
of intersecting short cycles that cause trapping sets [22], even
for the codes with lower OH.
C. ASIC Synthesis and Power Estimation
We performed ASIC synthesis for all seven codes with
30 000- or 60 000-bit blocklengths previously described in this
work. The results are summarized in Table II, alongside the
estimated NCG and power consumption of each decoder.
Fig. 3 shows a top level block diagram of our hardware de-
coder design. All decoders are fully parallel, and include n VNs
and k CNs. In addition to the VNs and CNs, the decoder core
also consists of a controller state machine, and a k-input 1-bit
adder to determine the number of unsatisfied parity checks u0 .
The complete system includes an n× q-bit buffer for the input
LLRs and a k-bit buffer for the hard-decision bits. These are
implemented as addressable register banks rather than shift reg-
isters to reduce their dynamic power consumption. Clock gating
is used extensively in both the decoder core and the buffers.
Synthesis was performed with Cadence RTL Compiler ver-
sion 14.11 using 28-nm FD-SOI technology from STMicroelec-
tronics. We provide silicon area results for both the complete
system, as shown in Fig. 3, as well as for the decoder core only
(i.e., excluding the I/O buffers). The clock frequencies were cho-
sen to achieve exactly 200 Gbps information throughput with
the 30 000-bit blocklength decoders, and 400 Gbps with the
60 000-bit blocklength decoders. In addition, all designs have
a minimum of 400 ps of timing slack for later phases of ASIC
implementation. All of these results were obtained using worst-
case process and operating conditions (slow process, 0.8 V sup-
ply voltage, 125 ◦C junction temperature). Due to the low wiring
complexity of the AD algorithm, we do not anticipate routing
congestion or excessively low silicon area utilization. We note
that the IDB decoder of [15], which has identical inter-node
wiring complexity, achieved 95% utilization in a 65-nm process
with 7 metal layers, albeit with a much smaller (2048, 1723)
LDPC code. The 28-nm process used in this work is available
with up to 10 metal layers, and even more layers are available in
other modern processes. Thus, we do not expect these designs
to have serious routing problems, even with the larger codes.
The power and energy estimations were performed using Syn-
opsys PrimeTime version 2011.6, with post-synthesis data for
wiring parasitics and switching activity. Likewise as for sili-
con area, we provide results both including and excluding the
I/O buffers. The switching activity data was obtained via sim-
ulations of 100 randomly generated blocks, with Eb/N0 set
to the estimated BER = 10−15 point of each decoder. Dur-
ing these simulations, data was streamed continuously in and
out of the decoder, at a rate of n/(im + 1) LLRs input and
k/(im + 1) hard-decision bits output per clock cycle, in order
to simulate operation in a practical setting. These power and
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energy estimates use typical process and operating conditions
(typical process, 0.9 V supply voltage, 25 ◦C junction temper-
ature). Static power consumption is estimated at approximately
60 mW for the 30 000-bit blocklength decoders, and 120 mW
for the 60 000-bit blocklength decoders. These estimates were
generated with Synopsys PrimeTime and are included in the
power figures listed in Table II.
D. Comparison With Previous Works
Compared with previously reported soft-decision FEC
schemes for OTN applications, AD decoders achieve much
higher throughput and lower energy consumption. To the best
of our knowledge, these are the first soft-decision FEC decoders
capable of 400 Gbps operation in the literature. However, they
provide lower NCG than several higher-complexity FEC sys-
tems, such as LDPC codes decoded using the NMSA [4], Turbo
product codes (TPCs) [27], and SC-LDPC codes [6]. This makes
AD decoding an attractive option for applications that do not
require the maximum attainable NCG [28].
While it is not an OTN decoder, [29] provides a useful ref-
erence as a layered offset min-sum LDPC decoder. It uses a
(2048, 1723) LDPC code with similar column weight (dv =
6) and OH (∼20%) to codes used in this work. It also em-
ploys post-processing to suppress the error floor, and uses an
aggressively pipelined architecture that would be well suited
to high-throughput OTN applications. Implemented in 65-nm
CMOS, this decoder has a cell area of 4.52 mm2 , minimum
guaranteed information throughput of 7.18 Gbps, and energy
consumption of 69.8 pJ per information bit. We then scale the
area and throughput linearly to a code size of 30 000, and apply
scaling factors of 1.6 to clock frequency, 0.4 to area, and 0.3 to
energy to estimate this design’s performance in 28-nm FD-SOI
(these are the scaling factors we observed while migrating our
designs from 65-nm CMOS in [16] to this work). This results in
an area of 26.5 mm2 , throughput of 166.7 Gbps, and energy of
20.9 pJ/bit. Our (30 000, 25 000) AD decoder is 6 times smaller,
20% faster in terms of absolute throughput, 7 times faster in
terms of throughput per unit area, and 10 times more energy
efficient. Despite having a maximum iteration limit of 14 and
having a much higher clock frequency than the AD decoder,
the layered decoder achieves lower throughput due to requiring
12 clock cycles to complete an iteration. In contrast, the AD
decoders in this work all have maximum iteration limits of 49
and complete an iteration in a single clock cycle.
The NMSA-based LDPC decoder proposed in [4] achieves
NCG of 11.3 dB using a (24 576, 20 482) LDPC code with 20%
OH, and in [7] it is estimated this decoder would consume 60 pJ
per information bit in 28-nm CMOS. This is much higher than
the estimated energy consumption for the layered decoder de-
tailed above. However, we note that the estimates in [7] assume
a conventional parallel (i.e., non-layered) decoder, and also take
the higher wiring parasitics of a large decoder circuit into ac-
count. Unfortunately, there are no ASIC area estimates for this
decoder. The (60 000, 50 000) AD decoder in this work achieves
an estimated 0.55 dB lower coding gain, and a factor of 25 re-
duction in energy consumption. Due to the lower complexity of
the AD algorithm, we seek to make up some of the BER per-
formance gap with NMSA by using longer blocklengths; hence
we use the 60 000-bit blocklength decoder in this comparison.
A TPC decoder for OTN is proposed in [27]. Synthesized
in 40-nm CMOS, it has NCG of 11 dB at 15% OH, an area
of 23 mm2 , and power consumption of 7 W (and thus energy
consumption of 70 pJ/bit, as it operates at 100 Gbps). Scaling
to 28-nm gives an area of 11.5 mm2 and energy consumption
of 49 pJ/bit, using power scaling of 30% per process generation
at constant frequency [7]. This is a considerable improvement
over the layered LDPC decoder in terms of area and through-
put per unit area, though energy consumption is higher. Our
(60 000, 50 000) AD decoder achieves 5 times higher through-
put per unit area, and 21 times lower energy consumption. The
interpolated NCG of our decoders at 15% OH is 10.44 dB, so
the performance gap is similar to that between AD and NMSA.
SC-LDPC codes have achieved estimated NCG as high as
12.18 dB at 25% OH in FPGA implementations [6], but no ASIC
implementation or power consumption figures are available for
these codes at present. They can be reasonably assumed to be
comparable or slightly higher than the figures for conventional
block LDPC codes.
Another low-power soft-decision LDPC decoder for
100 Gbps optical applications is presented in [5]. This design
uses a convolutional LDPC decoder with a high-rate BCH outer
code. It achieves 10.2 dB NCG with 12% OH, and 100 Gbps
throughput in 2 W in 28-nm CMOS, giving an energy per bit of
20 pJ. The 12% OH AD decoders presented in this work achieve
similar NCG (10.1–10.25 dB) with approximately an order of
magnitude lower energy consumption.
Staircase codes are a class of hard-decision codes that achieve
NCG approaching that of soft-decision AD decoding, so a com-
parison with them is also apt. The NCG of practical staircase
codes ranges from 9.54 dB at 6.7% OH, to 10.41 dB at 20%,
to 10.70 dB at 33.3% [30]. Their maximum achievable per-
formance with infinite blocklengths is 9.56 dB at 6.7% OH,
10.64 dB at 20%, and 11.03 dB at 33.3% [31]. In comparison,
the AD decoders presented in this work achieve estimated NCG
of 9.6 dB at 6.7% OH, 10.75 dB at 20%, and 11.2 dB at 33.3%.
Thus, AD decoding outstrips both the practical and theoreti-
cal maximum performance of staircase decoding, particularly at
higher OHs. Unfortunately, no ASIC implementation or power
consumption figures are available for staircase decoders, nor
are they available for the component BCH decoders in modern
fabrication technologies. However, we note that staircase codes
require much longer blocklengths to achieve this level of error
correction performance (on the order of 400 000 bits).
V. CONCLUSION
In this paper, we presented soft-decision FEC systems for
OTN applications. These systems are based on randomly-
constructed LDPC codes in conjunction with the reduced com-
plexity AD decoding algorithm, which allows practical fully-
parallel ASIC implementations of codes with long block lengths.
The estimated NCG of these decoders ranges from 9.6 dB at
6.7% OH to 11.2 dB at 33.3% OH. Since the LDPC codes used
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in this work do not need to have regular structure, it is possible to
construct them to have low complexity encoders. ASIC synthe-
sis results show that these decoders easily achieve 200–400 Gbps
information throughput, with low circuit complexity, and energy
consumption of less than 3 pJ per information bit, which is 10 to
25 times lower than previously reported soft-decision decoders
for OTN. AD decoding achieves a very good trade-off between
throughput, energy consumption, and error correction perfor-
mance for applications that do not require maximal coding gain.
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